CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 搜索资源 - viterbi vhdl codes

搜索资源列表

  1. viter2

    0下载:
  2. verilog实现卷积码的译码,viterbi算法-verilog to achieve the decoding convolutional codes, viterbi algorithm
  3. 所属分类:Communication-Mobile

    • 发布日期:2017-04-01
    • 文件大小:7908
    • 提供者:张洪
  1. ViterbiDecodeK9R12HardDecision

    0下载:
  2. viterbi 硬判决译码,基本实现了(2,1,9)卷积码的硬判决译码,用modelsim RTL仿真通过-hard-decision viterbi decoding, the basic realization of the (2,1,9) convolutional codes hard decision decoding, using modelsim RTL simulation through
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-03
    • 文件大小:13031
    • 提供者:maojunling
  1. 79419138ViterbiFPGA

    0下载:
  2. Viterbi algorithm is used for Forward Error Correction codes for wire less communication net works.-Viterbi algorithm is used for Forward Error Correction codes for wire less communication net works.
  3. 所属分类:Network Security

    • 发布日期:2017-05-16
    • 文件大小:3784813
    • 提供者:parvathalu
  1. viterbi

    0下载:
  2. This a code generator for some kinds of viterbi decoders. It can generate the synthesiable verilog HDL codes. These have been verified under simulation. The generator itself is released under GPL license but the Verilog HDL codes generated by it is w
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-29
    • 文件大小:5358
    • 提供者:Nagendran
  1. VD-vhdl-Code

    0下载:
  2. this codes are for convolution encoder and Viterbi decoder synthesis and implementation.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-03
    • 文件大小:7545
    • 提供者:shishir
  1. finial_test

    2下载:
  2. 卷积码和Viterbi译码的源程序,在Xilinx ISE环境下使用Verilog编写,有助于卷积码和Viterbi译码的学习-Convolutional codes and Viterbi decoding of the source, in the Xilinx ISE environment, use of Verilog prepared to help convolutional codes and Viterbi decoding of the study
  3. 所属分类:VHDL编程

    • 发布日期:2013-11-13
    • 文件大小:5588970
    • 提供者:lxz
搜珍网 www.dssz.com